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ABSTRACT 
The high penetration of photovoltaic (PV) both at the utility and at the distribu-
tion levels, has raised concerns about the reliability of grid-tied inverters of PV power 
systems. Inverters are generally considered as the weak link in PV power systems. The 
lack of a dedicated qualification/reliability standard for PV inverters is a main barrier in 
realizing higher level of confidence in reliability.  Development of a well-accepted design 
qualification standard specifically for PV inverters will help pave the way for significant 
improvement in reliability and performance of inverters across the entire industry. The 
existing standards for PV inverters such as UL 1741 and IEC 62109-1 primarily focus on 
safety.  IEC 62093 discusses inverter qualification but it includes all the balance of sys-
tem components and therefore not specific to PV inverters. There are other general stan-
dards for distributed generators including the IEEE1547 series of standards which cover 
major concerns like utility integration but they are not dedicated to PV inverters and are 
not written from a design qualification point of view.  In this thesis, some of the potential 
requirements for a design qualification standard for PV inverters are addressed.  The IEC 
62093 is considered as a guideline and the possible inclusions in the framework for a 
dedicated design qualification standard of PV inverter are discussed.  The missing links 
in existing PV inverter related standards are identified by performing gap analysis. Dif-
ferent requirements of small residential inverters compared to large utility-scale systems, 
and the emerging requirements on grid support features are also considered. Electric 
stress test is found to be the key missing link and one of the electric stress tests, the surge 
withstand test is studied in detail. The use of the existing standards for surge withstand 
test of residential scale PV inverters is investigated and a method to suitably adopt these 
standards is proposed. The proposed method is studied analytically and verified using 
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simulation. A design criterion for choosing the switch ratings of the inverter that can per-
form reliably under the surge environment is derived. 
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CHAPTER 1 
INTRODUCTION 
Photovoltaic (PV) power systems have been in operation for more than two dec-
ades now and the industry is experiencing an unprecedented growth in the last few years. 
This rampant increase in growth has raised concerns about the reliability of power system 
with high penetration of PV both at the utility and at the distribution level. An early re-
port on the experiences and lessons learned with residential PV systems [1] suggests that 
these systems continue to operate even when a PV module fails, but the same is not true 
in case of failure in the power conditioners. A power conditioner failure will result in shut 
down of the entire PV system. Power conditioner is the key to PV system reliability, and 
is generally considered the weak link in a PV power system. Therefore standards should 
be used to qualify the design of PV inverter and eliminate the bad designs from the mar-
ket.  
Being a new industry, there are not many standards that are dedicated to PV in-
verters. Current standards such as UL 1741 and IEC 62109-1, address mainly the safety 
aspects of a PV inverter but there is not even a single standard devoted to inverter relia-
bility. There needs to be a set of basic requirements for design qualification and a stan-
dardized test procedure for measuring the performance parameters. An effective way of 
realizing this is to develop a dedicated standard for design qualification of PV inverters. 
There exist design qualification standards for PV modules and balance of system (BOS) 
components which can be used as the reference to build the framework of the design qua-
lification standard for PV inverters. 
A design qualification standard requires the component under test to comply with 
the design specification, after being exposed to the environmental conditions under which 
it is designed to operate [2]. The environmental conditions are simulated through stress 
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tests. Most of the requirements of the qualification standard especially the stress tests are 
already addressed in a generalized way in the existing standards. These tests need to be 
suitably adopted for use in the PV inverter industry.  
To get an understanding of the existing test procedures, standards that are related 
to PV inverters, and standards that address PV modules, wind power systems and elec-
tronic equipment that can be adapted for the PV inverter application need to be reviewed.  
The key points of these standards are discussed in Chapter 2 in order to help compile the 
missing links that could possibly be included in the dedicated design qualification stan-
dard of PV inverters. Test protocols by Sandia National laboratory and specifications 
published by Electric Power Research Institute (EPRI) also need to be reviewed, and the 
scope of including them in the design qualification standard has to be analyzed.  
A PV inverter consists of number of components that are highly sensitive to 
stress (both electrical and physical). The component of the PV inverter such as semicon-
ductor switches and electrolytic capacitors are stressed by physical and electrical stresses 
that occur during the life time of the equipment. If the components are not designed prop-
erly, repeated stress could affect the performance of the inverter due to malfunction of 
these components. Apart from these sensitive components, a PV inverter has voltage and 
current controllers, maximum power point tracking (MPPT) controller grid synchroniza-
tion features and some smart inverter capabilities for grid support. Failure or malfunc-
tioning of any of these controllers as a result of abnormal conditions will have serious 
consequences on the performance of the PV inverter. Therefore, in the framework of a 
design qualification standard all the components and controllers of the inverter need to be 
tested for reliability, either collectively or individually. The performance of the PV inver-
ter can be measured by one of the following aspects,  
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 Power efficiency of the inverter  
 Power factor of the inverter output 
 Maximum power point tracking (MPPT) efficiency, MPPT tracking range (cur-
rent and voltage range) and MPPT tracking accuracy (steady state and dynamic) 
of the inverter 
 Voltage operating range of the inverter  
 Frequency range of operation of the inverter  
 Total harmonic distortion (THD) introduced by the inverter 
 Flicker generated by the inverter 
All these parameters reflect the performance of the inverter and should be meas-
ured to evaluate the PV inverter in a qualification standard. Also, the requirements of 
small residential inverters, large utility-scale systems and micro inverter need to be con-
sidered separately while developing the standard for PV inverters. The effect on perfor-
mance also varies from one topology to another.  
In this thesis a gap analysis of existing standards is performed and the missing 
links are found. One of the key missing links, the surge withstand test is studied in detail. 
The use of the existing standards for a single phase residential scale PV inverter applica-
tion is investigated. The impact of the surge withstand test on the PV inverters is ana-
lyzed and the results are compared with simulation results. A detailed simulation model 
of a residential scale PV inverter is developed for this purpose to which the standard 
surge waveforms are applied and tested. The current drawn as a result of the surge is eva-
luated and a design criterion for choosing the rating of the switch is derived. The objec-
tive of the design criterion is to make the design of PV inverter more reliable under surge 
environments.  
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The thesis is organized as follows: Chapter 2 gives a review of existing stan-
dards, discusses the missing links in those standards and the development of a framework 
for the design qualification standard; Chapter 3 discusses a method to adopt the existing 
standards for PV inverter application (this is demonstrated by using surge withstand test 
as an example); Chapter 4 gives the analytical study of the impact of the surge on the in-
verter, simulation validation and design criterion for choosing the rating of the switch for 
the inverter to minimize the impact of the surge, and Chapter 5 discusses the conclusion 
and scope for future work.  
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CHAPTER 2 
REVIEW OF RELATED STANDARDS AND GAP ANALYSIS 
There are no existing standards dedicated to the reliability of PV inverter and 
there is no dedicated design qualification standard for PV inverter. One of the objectives 
of the thesis is to develop a framework with requirements for a dedicated design qualifi-
cation standard of PV inverters. Design qualification standards exist for PV modules and 
balance of system components (BOS). The framework of these existing standards can be 
used as reference and modified suitably for PV inverters. There are a number of general 
standards for protection against electric stress and standards for power converters used in 
other industries such as wind energy, motor drives and elevators, which can be adapted to 
PV industry for framing the design qualification standard. Good examples of the above 
case are IEC 61400-1 (Wind turbines – Part 1: Design requirements) [10] for wind tur-
bines which discusses lightning protection and protection against lightning electromag-
netic impulse and IEC 62305 (Protection against lightning) [11] which discusses 
lightning protection in general.  The above standards can be used to design a measure-
ment to simulate the electrical stress caused as a result of lightning impulse. Similarly, 
other electrical stress tests can be suitably adopted from existing standards. Therefore a 
good understanding of the existing standards is needed to build the requirement of the 
qualification standard. In this Chapter some of the key standards are discussed. Gap anal-
ysis is performed to find the key points and missing links of each of these standards. Fi-
nally a framework for the design qualification standard dedicated to PV inverters is pro-
posed.  
2.1 Compilation of List of Standards 
A list of standards that are related to PV inverters or that could be related to PV 
inverters needs to be compiled first. To compile a list of standards, a flow diagram of 
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standards is built. The flow diagram identifies some of the key standards. Standards, im-
portant research papers and protocols that these key standards refer to are represented 
pictorially using the flow diagram. The standards and protocols that the secondary stan-
dards refer are further represented as branches to the existing flow diagram. This process 
is continued to get a comprehensive list of standards that could be useful in developing a 
framework for design qualification standard. The standards are then classified based on 
different categories such as standards related to anti islanding, efficiency, power quality, 
MPPT, electric stress test and functionality test. Standards related to design qualification 
are derived from these categories and grouped into a single category. Appendix A gives a 
list of standards used in the flow diagram. Table 2-1 gives a simplified version of the 
findings of the flow diagram. The standards identified using the flow diagram are dis-
cussed in the following sections.  
Table 2-1Simplified version of the flow diagram 
Standards/protocols related 
to anti-islanding 
Standards/protocols related 
to efficiency 
Standards/protocols related 
to power quality 
UL 1741, IEEE 1547, IEEE 
929 (withdrawn), Sandia 
Protocol - Development and 
Testing of an Approach to 
Anti-Islanding in Utility-
Interconnected 
Photovoltaic Systems 
IEC 62093, IEC 61683, 
Sandia Protocol - Perfor-
mance Test Protocol for 
Evaluating Inverters Used 
in Grid-Connected Photo-
voltaic Systems  
 
IEEE 1547, UL 1741, IEEE 
519, IEEE 929 (withdrawn) 
Standards/protocols related 
to MPPT 
Standards/protocols related 
to electric stress 
Standards/protocols related 
to design qualification of 
PV inverters 
IEC 62093, Sandia Protocol 
- Performance Test Protocol 
for Evaluating Inverters 
Used in Grid-Connected 
Photovoltaic Systems  
 
IEEE 1547, IEC 62109-1, 
UL 1741, IEEE C62.41.2, 
IEEE C62.45 
IEC 62093, IEEE 1547, UL 
1741, IEC 62109-1, IEC 
61683, Sandia Protocol - 
Performance Test Protocol 
for Evaluating Inverters 
Used in Grid-Connected 
Photovoltaic Systems, IEC 
61215, IEC 61646 
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2.2 IEC 62093  
Balance-of-system components for photovoltaic systems – Design qualification 
natural environments [2], is a design qualification standard for Balance of System (BOS) 
components of PV system.  This is a significant standard and it can be used to build the 
framework of the design qualification standard for PV inverters. The balance of system 
components include inverters and other components such as batteries, charge controllers, 
system diode packages, heat sink, surge protectors, system junction boxes, maximum 
power point tracking (MPPT) devices and switchgear. The standard is derived from the 
design qualification standards for PV modules such as IEC 61215 and IEC 61646 and 
suitably modified for different level of severity and different service environments of the 
BOS. The equipment under test should be able to maintain their specified performance 
after being exposed to the simulated service environment in which it is designed to oper-
ate. The service environment is simulated using tests like insulation test, outdoor expo-
sure test, protection against mechanical impacts (IK-code), protection against dust, water 
and foreign bodies (IP-code), shipping vibration test, shock test, UV test, thermal cycling 
test, humidity-freeze test, damp heat test, robustness of terminals test, and damp 
heat/cyclic test. The sequence in which the tests are to be applied is detailed in the stan-
dard. The severity of the test depends on the service of use of the equipment which is 
classified into four types namely the indoor conditioned, indoor unconditioned, outdoor 
protected and outdoor unprotected. The pass criteria are: the component should pass the 
specified performance test, the component should pass the functionality test after all the 
tests, there should be no visual damage in the component, the component should not have 
any irreversible damage and finally the component should pass the insulation test. The 
specific performance test is done to determine other component specific features relevant 
to the performance of the component. The functionality test measures certain perfor-
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mance parameters and checks whether they stay within the specified limit. The perfor-
mance should not deviate over a specified threshold after each stress test and it should be 
within a specified limit after all the stress tests. 
It is a generalized design qualification standard for all BOS components and 
gives little importance to inverters. There is a section dedicated to inverter under the 
functionality test but this is limited. The functionality test requires that the measure of 
power efficiency, MPPT efficiency, and power factor should not vary before and after 
each test and the stress test sequence. But to properly evaluate the inverter performance, a 
lot of other performance parameters needs to be evaluated. There are no standardized 
measurement procedures mentioned in this standard except for the power efficiency. 
Even though it has a detailed discussion on the mechanical stress tests, the discussion on 
electric stress test is limited to insulation test.  
Some of the key missing aspects of this standard are the measurement procedures 
for performance parameters, grid integration aspects and electric stress test that simulate 
the electric environment. Table 2-2 summarizes the key points and missing links of IEC 
62093. 
2.3 IEEE 1547  
IEEE Standard for Interconnecting Distributed Resources with Electric Power 
Systems [5] comprises of a series of standards that address some of the major concerns 
that arise as a result of connecting distributed resources with power systems. The stan-
dard gives requirements for interconnecting distributed resources with power system. The 
standard voltage/frequency range of operation, limits on harmonics, flickers and DC cur-
rent injection, and other basic requirements such as synchronization time are given in the 
standard. As per this standard, the interconnection equipment cannot regulate the voltage 
at the point of common coupling.  For a design test of the interconnection equipment, 
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tests such as response to abnormal voltage and frequency, synchronization time, uninten-
tional islanding test, limitation of dc injection, and limitation of harmonics need to be 
conducted one after the other,  in the order given in the standard.  The tests are conducted 
to check whether the equipment is giving the desired response when met with abnormal 
conditions. The values of the performance parameters such as harmonics, flickers and DC 
current injection are measured to check their compliance with the standard values. The 
equipment is not required to be stressed before any of the tests specified in the standard 
and it does not address reliability of the equipment.  
IEEE 1547 comprises of a series of standards. Intentional islanding, monitoring, 
information exchange, and control of distributed resources interconnected with electric 
power systems are addressed in these standards. The standard is not dedicated to PV and 
it has not been written from a design qualification point of view. Table 2-3 summarizes 
the key points and the missing links of the standard.  
Table 2-2 Key Points and Missing Links of IEC 62093 
List of stress test Outdoor exposure test, Protection against mechanical impact 
(IK), Protection against dust, water and Foreign bodies (IP-
code), Shipping vibration test, Shock test, UV test, Thermal 
cycling test, Humidity freeze test, Damp heat test, Robustness 
of terminal test 
Performance pa-
rameters related to 
PV inverter 
Power efficiency according to IEC 61683, power factor and 
maximum power point tracking (MPPT) efficiency 
Electrical stress 
test 
None 
Applicable to Grid 
Integration func-
tion (Inverter to 
Grid) 
None 
Missing aspects Electric stress test procedures, measurement procedures for 
power factor and MPPT efficiency, grid integration aspects. 
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Table 2-3 Key Points and Missing Links of IEEE 1547 
Key tests Test to verify the response to abnormal voltage/frequency 
of operation; test to verify non islanding protection of in-
verter 
Performance 
parameters  
Flicker, power factor, DC injection, harmonics 
Electrical stress 
test 
Protection from electromagnetic interference and surge 
withstand test 
Applicable to 
Grid Integration 
function (Inver-
ter to Grid) 
Non-islanding inverter operation and test to verify its op-
eration, Synchronizing DR with grid (inverter – starting 
current and voltage limit given) 
Missing aspects Electric stress test procedures, test procedures for measur-
ing flicker, and DC injection 
2.4 IEC 62109-1  
Safety of power converters for use in photovoltaic power systems – Part 1: Gen-
eral requirements, defines the minimum requirements for the design and manufacture of 
power conversion equipment, for protection against electric shock, energy, fire, mechani-
cal and other hazards [3]. It is clearly mentioned in the standard that reliability is one of 
the aspects that is excluded from the scope of the standard. This standard is applicable to 
all the types of power conversion equipment used in PV power system and it is not spe-
cific to PV inverters. Electric stress tests and test procedures are given for electric shock 
hazard testing which includes impulse voltage test, dielectric strength test, partial dis-
charge test and torch measurement test. The impulse voltage test involves testing of the 
equipment by applying the 1.2/50µs impulse voltage waveform. This is equivalent to test-
ing of the equipment for lightning and switching impulse. The impulse voltage test is per-
formed as type test (qualification test). The standard is written to address safety, and 
therefore the product is checked for puncture, sparkover or flashover after the test. Simi-
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larly all the other electric shock hazard tests check to see if any of the electric stress re-
sults in safety issues. The severity of testing specified in this standard is based on the en-
vironmental condition of operation.  
2.5 UL 1741  
Static Inverters and Charge Controllers for Use in Photovoltaic Power Systems 
[4], is one of the very few standards that are dedicated to PV inverters. It covers a wide 
range of topics including safety, fire hazard, construction, output power characteristics, 
utility compatibility, performance and manufacturing, and production tests. Procedures 
are given for the dielectric voltage-withstand test, utility voltage and frequency variation 
test, abnormal tests, grounding impedance test, voltage surge test, overvoltage test, cur-
rent withstand test, etc. These are mainly designed to test whether the inverter is giving 
undesired safety response when met with abnormal conditions. This standard, like the 
IEC 62109-1 primarily addresses safety. Therefore, the effect of abnormal conditions on 
the performance is not addressed in this particular standard. Test to detect islanding is 
one of the key aspects of this standard and the test procedure is common to this standard 
and IEEE 1547.  
2.6 IEC 61683  
Photovoltaic systems –Power conditioners –Procedure for measuring efficiency 
[6], is used as a guideline for measuring power efficiency in IEC 62093. This standard 
gives the procedure on how to measure the power efficiency of both stand alone and utili-
ty interactive PV inverters. The key performance parameters that are addressed in this 
standard are rated output efficiency, partial output efficiency, energy efficiency, and 
weighted average energy efficiency. Measurement procedure, test circuits, measurement 
conditions and the method to calculate the different types of efficiency are given in detail.  
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2.7 Standards on PV Modules 
IEC 61215: Crystalline silicon terrestrial photovoltaic (PV) modules – Design 
qualification and type approval [7], IEC 61646: Thin-film terrestrial photovoltaic (PV) 
modules – Design qualification and type approval [8] are design qualification standards 
for PV modules and can be used as a reference for building the framework of design qua-
lification standard for PV inverters. Similar to IEC 62093, they have a list of tests, test 
procedures and the sequence in which the tests shall be applied. PV modules are mainly 
prone to mechanical and environmental stresses as they are installed outdoors and hence 
there is a lot of emphasis on the physical and environmental stress tests. However, in the 
case of PV inverters, electrical stress and grid interface characteristics also need to be 
included. For PV modules, the functionality test requires measurement of maximum 
power but for PV inverters many performance parameters have to be measured under 
functionality test to qualify a design. 
2.8 Specification on Smart Inverter Control Functions 
A report by EPRI [16], discusses the communication aspects of distributed ener-
gy resources (DER) in the scenario of high penetration of PV power systems. It identifies 
a set of capabilities, which when implemented in a PV inverter may enable the high pene-
tration of PV power system and enhance its value. The PV power system may be a very 
small grid-connected PV system or a medium PV system managing campus or communi-
ty PVs or a very large PV plant. The inverter interacts with the utilities or local energy 
service providers (ESP) using the communication capabilities of the inverter and it is go-
verned using the control functions. This report lists some of the basic control functions 
and specifications to implement them. IEC 61850 information models are adopted for 
implementation.  
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2.9 Sandia Performance Test Protocol for PV Inverters 
The objective of the performance test protocol is to provide a test protocol for 
evaluating and certifying the performance of inverters for grid-connected PV system ap-
plications [9]. This particular test protocol gives test procedures for measuring perfor-
mance of inverters. The performance parameters considered in this test protocol are 
MPPT tracking range (current and voltage range), MPPT tracking accuracy (steady state 
and dynamic), and performance parameters from the power quality perspective such as 
normal voltage operating range, frequency range, total harmonic distortion (THD), and 
flicker. To develop the test procedures, existing test methods and requirements are re-
viewed first. The existing standards are studied to find the applicability of the test in the 
current scenario. The possible ways of extending these tests for use in PV inverter testing 
are analyzed. A draft protocol containing the tests that are applicable to inverter perfor-
mance certification is formulated. The tests that are necessary, repeatable, economical 
and possible under less than ideal economic conditions are chosen for inclusion in the 
final protocol. The procedure used in this protocol to develop the standard is adopted in 
this thesis for building the framework of a design qualification standard for PV inverters.  
2.10 Gap Analysis 
Figure 2-1 shows the correlation between existing standards. The UL 1741 and 
the IEEE 1547 both discuss the grid interface characteristics such as voltage range, fre-
quency range, synchronization, and trip time when the PV inverters are connected to the 
grid. Similarly the UL 1741 and the IEC 62109-1 both address safety concerns. Only UL 
1741 is dedicated to PV inverters. Other standards such as IEC 62093, IEEE 1547 and 
IEC 62109-1 include PV inverters in their scope but they are not dedicated to PV inver-
ters.  
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Figure 2-1 Correlation of Existing Standards  
2.10.1     Electric Stress Test 
The existing standards give a detailed discussion on the stress tests. IEC 62109-1 
discusses some of electric stress tests such as impulse voltage test and dielectric strength 
tests. The limitation with IEC 62109-1 is that it is a safety standard and does not address 
reliability. The stress tests are performed to check if there are any safety concerns. The 
IEC 62093, a qualification standard discuses some of the major physical stress tests, but 
the discussion when it comes to the electric stress tests is limited. In reality, the PV inver-
ter often experiences electrical stresses due to overvoltage, lightning and switching im-
pulse, electric faults, grid failure, and grid disturbances on the AC side; as well as voltage 
fluctuation due to variation in irradiation on the DC side. Though protection devices are 
usually installed to prevent the damage caused as a result of these stresses, some of these 
conditions have the capability to severely stress the PV inverter and hence will have an 
impact on the performance of the equipment. A good design has to withstand these 
stresses and perform better under these conditions. Therefore it is good to include these 
electric stress tests in the qualification standard.  
Requirement for steady state operation and 
dynamic grid support 
(1) Key aspect: Grid interface 
characteristics,  
Missing aspect: Electric stress test 
from performance perspective  
(3) Key aspect: safety against 
electric and mechanical ha-
zards, test for ensuring these 
two. 
(2) Key aspect: test for ensuring 
grid interface characteristics 
IEC 62093 
IEC 61683 European 
Standards 
IEC 61215,  
IEC 61646  
UL 1741 
   IEC 62109-1 
IEEE 1547  
Efficiency measure-
ment procedure 
Key aspects: mechanical  
 Missing aspect: Electric stress test 
from performance perspective  Key aspect: Mechanical 
Stress test 
(2) 
(1) 
(3) 
 15 
Abnormal voltage/frequency tests, faults and surge withstand tests (lightning and 
switching impulse) are found in the literature and could be adapted suitably for the PV 
inverter testing. Other electric stresses that are caused as a result of grid disturbance and 
voltage fluctuation on the DC side need to be modeled and studied since it is not covered 
in existing standards. Current guidelines define necessary response of PV inverters to 
abnormal electrical operating conditions (such as electrical stress). For example IEEE 
1547 gives a specification on the voltage and frequency limits and the procedure for test-
ing the response of a distributed generator when encountered by voltage/frequency ab-
normality. The degradation in performance as a result of exposure to the electrical 
stresses has not been adequately studied. The tests given in the IEEE 1547 may be con-
ducted after exposing the component to the stress representing the environmental condi-
tion. This gives a good measure of the reliability of the product.  
2.10.2     Functionality Test 
The IEC 62093 is kept as the reference framework in finding the missing links 
for developing the requirement of the design qualification standard. The PV inverter 
functionality tests specified in IEC 62093 are limited to power efficiency, MPPT (Maxi-
mum Power Point Tracking) efficiency, and power factor. A Sandia National Laboratory 
report titled “Performance Test Protocol for Evaluating Inverters Used in Grid-Connected 
Photovoltaic Systems” [9] introduces a new set of performance parameters that could be 
used to determine the performance of an inverter. This includes MPPT tracking range 
(current and voltage range), MPPT tracking accuracy (steady state and dynamic), and 
performance parameters from the power quality perspective such as normal voltage oper-
ating range, frequency range, total harmonic distortion (THD), and flicker. The perfor-
mance of the inverter needs to be evaluated comprehensively in order to get a better esti-
mate of the impact of stress test on a particular design. The procedure for measuring the 
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performance parameters is given in the Sandia protocol and the standard accepted values 
for most of the parameters are specified in IEEE 1547.  
Including the performance parameters from the Sandia protocol along with the 
existing performance parameters of IEC 62093 will help in evaluating the inverter design 
in a more detailed manner. Also, evaluation of islanding protection, protection against 
voltage disturbance, protection against frequency disturbance and over-current protection 
that are mentioned in the test protocol can possibly be included under specific perfor-
mance tests in the design qualification standard. In addition to compiling the stress test 
and the performance parameters, it is important to study how a particular stress test af-
fects a particular performance parameter. Based on this study, the degradation in perfor-
mance parameters that is acceptable after each test and after all the tests, needs to be de-
termined. The test sequence in which the stresses are applied has to be designed as well.  
2.10.3     Classification of Standard Based on the Type of Inverter 
Existing standards do not distinguish between different types of inverter. Differ-
ent types and ratings of inverters operate under very different environmental conditions 
which should be accounted for in the development of new standards.  The design can be 
better evaluated if tested based on the environment in which it operates.  The size, the 
number and the rating of components used in the equipment depends on the type of the 
PV inverter (residential, utility scale or micro inverters). Micro inverter as the name im-
plies are smaller in size and has relatively lower number of components. They are gener-
ally more reliable than their bigger counterpart especially utility scale inverters. Design-
ing the same testing schemes for both utility scale and inverters and micro inverters will 
make the testing of micro inverter more cost ineffective. Developing altogether different 
standards for different applications such as residential or utility scale inverters will facili-
tate better designs and more reliable products. 
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2.10.4     Grid Support Feature and Smart Inverter 
The anti-islanding protection is the only grid integration aspect that is covered in 
the American standards. European standards discuss the steady state operation and dy-
namic grid support features and these aspects of the inverter need to be considered while 
building a framework for a performance based qualification standard. The grid support 
features can be incorporated in a PV system by using smart inverters. 
The testing of smart inverter features from qualification perspective is not in-
cluded in any of the standard. Smart inverter involves communication between the inver-
ter and neighboring local controls system or the utility. The EPRI report [15], describes 
the different types of control signals that can be used in a smart inverter and the use of 
IEC61850 models for inverter based functions. Some of control signals that inverter rece-
ives are the raise/lower generation, change power factor of generation, charge/discharge 
storage, connect/disconnect signal, reactive power support, etc.  Apart from these, the 
smart inverters also store event history and other important data. If any of the control sig-
nals is lost, the report suggests some default response for the inverter. The inverter may 
give undesired response if the there is a failure in the communication device. These unde-
sired responses of the inverter will have a serious consequence on the entire power sys-
tem. Therefore, tests mechanisms should be developed to qualify these communication 
devices, by stressing them to see whether they give the desired response when encoun-
tered by abnormal conditions. 
2.10.5     Missing Links and Requirements for Design Qualification Standard 
The key missing links found in the existing standards that can be included in the 
framework of a design qualification standard are summarized in Table 2-4. Some of the 
key aspects that need to be included to the existing IEC 62093 framework are electric 
stress test, additional performance parameters from the Sandia test protocol under func-
 18 
tionality test, testing of smart inverter features, and testing of grid integration and support 
features. Also the standards need to address the different types of inverter such as utility 
scale inverters, residential scale inverters and the micro inverters separately and the se-
verity level should not only depend on the service of use but also on the type of inverter.  
Table 2-4 Possible Inclusion in the Framework of A Design Qualification Standard Dedi-
cation for PV Inverters 
List of stress 
test 
Physical 
stress test 
(Existing) 
Outdoor exposure test, Protection against mechanical 
impact (IK), Protection against dust, water and For-
eign bodies (IP-code), Shipping vibration test, Shock 
test, UV test, Thermal cycling test, Humidity freeze 
test, Damp heat test, Robustness of terminal test 
Electrical 
stress test 
(Needs to 
be added) 
Electrical stresses due to overvoltage, lightning / 
switching impulse, electric faults, grid failure, and 
grid disturbances on the AC side; as well as voltage 
fluctuation due to variation in irradiation on the DC 
side. 
Performance 
parameters 
related un-
der functio-
nality test 
Existing Power efficiency, power factor and maximum power 
point tracking (MPPT) efficiency 
 
Needs to be 
added 
MPPT tracking range (current and voltage range), 
MPPT tracking accuracy (steady state and dynamic), 
and performance parameters from the power quality 
perspective such as normal voltage operating range, 
frequency range, total harmonic distortion (THD), 
and flicker 
Grid Integration aspects 
that needs to be added 
Testing schemes for Anti-islanding, steady state and 
dynamic grid support features (testing of software) 
Other aspects Test sequence, the allowed deviation in performance 
parameter after each stress test and after all the stress 
test, different severity level for different application 
(utility scale, residential scale and micro inverters), 
testing for smart inverter features  
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CHAPTER 3 
SURGE WITHSTAND TEST FOR SINGLE PHASE PV INVERTERS 
One of the key missing links that could be added in the framework of a design 
qualification standard is the electric stress test. Surge withstand test, one of the possible 
electric stress test is studied in detail. A method to adopt the existing standards on surge 
withstand test to single phase PV inverter is investigated in this chapter.  
The existing standards such as IEC 62109-1 and IEEE 1547 include surge with-
stand test. The IEC 62109-1 is a safety standard and it does not include reliability in its 
scope. The surge withstand test is given as impulse voltage test. In order for the equip-
ment to be compliant with the standard, it should not have puncture, flashover or shock-
over after the application of the voltage impulse. The effect of these surges on the per-
formance is not covered in this standard. The surge impact is a common phenomenon 
during the life time of equipment like the physical stresses and the effect of these on the 
performance needs to be studied to design more reliable products.  
IEEE 1547 refers to IEEE C62.45 and IEEE C62.41.2 for the surge withstand test 
under utility compatibility. IEEE C62.41.2 characterizes the surge environment and IEEE 
C62.45 gives the procedure for surge testing of low voltage AC power circuits operating 
under 1000V AC. The requirement as per IEEE 1547 is that after conducting the surge 
withstand test, the equipment under test (EUT) should not fail, misoperate or provide mi-
sinformation. The requirement is quite different from that of IEC 62109-1 as discussed in 
Section 2.4. The requirement in case of a design qualification standard will be totally dif-
ferent when compared to these two standards. It will be such that the equipment perfor-
mance does not degrade beyond a specific limit after the stress test.   
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In the subsequent sections, a method to adapt the IEEE surge withstand test stan-
dards for inclusion in a design qualification standard for PV inverter is investigated. As 
mentioned earlier, the standards need to address different types of inverters separately. 
The study in this thesis is further focused on adapting these generalized standards for a 
residential scale PV inverter with isolated topology.  
3.1 IEEE C62.41.2 
IEEE C62.41.2 is a recommended practice that characterizes surges based on en-
vironmental condition by means of standardized waveforms and other stress parameters 
in low voltage AC power circuits operating under 1000V AC [14]. The standard does not 
require the EUT to comply with any performance specification. It provides a list of stan-
dardized surge waveforms that represent the surge environments. The characteristics of 
the equipment and the specific power system environment in which the unit operates 
should also be taken into account in order to characterize the surge environment.    
3.2 Selection of Location Category 
Surges discussed in this particular standard are generated by one of the following 
scenarios. Scenario-I involves lightning flash not directly on the equipment and scenario-
II covers the rare case of direct lightning flashover. Scenario-I is the most widely occur-
ring phenomenon. The surge environments (occurring as a result of scenario I) are cha-
racterized by three standard waveforms and two additional waveforms. The standard 
waveform includes, ring wave and combination wave. The combination wave consists of 
both current surge and voltage surge. The additional waveforms include the EFT (Elec-
trical Fast Transient) burst wave and 10/1000 µs long wave. The wave shapes of the 
surges are shown in Figure 3-1. To reduce the number of standardized surge models, lo-
cation category is introduced. Location category A applies to the equipment at some dis-
tance from the service entrance, category C applies to the external part of the structure, 
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extending some distance into the building and category B extends between location cate-
gories A and C. Residential scale PV inverters usually lie near the service entrance out-
side the building which falls under the location category A. 
 
                                    (a)                                                                   (b) 
 
                                  (c)                                                                    (d) 
 
                                (e)                                                                     (f)  
Figure 3-1  (a) Ring Wave (b) Combination Wave Voltage Surge (c) Combination Wave 
Current Surge (d) 10/1000 µs Long Wave (e) EFT Burst Wave (f) Single Burst of the 
EFT Burst Wave [14] 
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3.3 Selection of Surge Waveform 
Table 3-1 outlines the type of surge waveform that can be used to represent the 
surge environment in different location categories [14]. For location A, the ring wave and 
the combination wave are used for standard testing and the additional surge waveforms 
are optional. From reliability perspective, it is ideal to design for the severe surge envi-
ronment but it will not be economically feasible and the objective of the design qualifica-
tion standard is just to eliminate bad design. Therefore only the standard test require-
ments can be chosen for use in the framework of design qualification standard for PV 
inverters. 
Table 3-1 Summary of Applicable Standard and Additional Surge-Testing Waveforms for 
Location Categories A, B, and C (Scenario I only) [14] 
Location 
Category 
100 kHz 
Ring wave 
Combination 
wave 
Separate    
Voltage / 
Current 
EFT Burst 
   5 / 50 ns 
 
10 / 1000 µs 
Long Wave 
A Standard Standard _ Additional Additional 
B Standard Standard _ Additional Additional 
C Low Optional Standard _ Optional Additional 
C High Optional _ Standard Optional _ 
3.4 Surge Severity Selection 
The choice of peak value of the surge waveform is left to the user of the docu-
ment. The standard gives the peak value of surge waveform at different location catego-
ries. But these values are just reference values and the standard does not require the user 
to use these compulsorily. In actual environment, the peak value of the surge varies from 
place to place and at times the same place will have different surge values. Equipment 
may be required to operate either in a specific surge environment or over a wide range of 
surge environments. The amplitude of surge for which the equipment has to be designed 
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is not a single value parameter and is given by a statistical distribution.  Therefore it is 
difficult to determine the surge withstand capability of a certain equipment. From the de-
sign qualification perspective, the equipment has to be tested to verify whether the design 
meets the minimum requirements. A single residential PV inverter design can be installed 
over wide range of geographic locations, which will have different surge environments. 
Therefore use of the values given in the standard for the peak value of surge will provide 
a uniform measure of testing PV inverters operating over a wide range of surge environ-
ments. Table 3-2 shows the reference value given in the standard for ring wave and Table 
3-3 gives the values for combination wave. 
Table 3-2 Standard 0.5 µs.100 kHz Ring Wave [14] 
 
Location Category 
Peak Values  
Effective Impedance (Ω) Voltage (kV) Current (kA) 
A 6 0.2 30 
B 6 5 12 
Table 3-3 Standard 1.2/50 µs.8/20 µs Combination Wave [14] 
 
Location Category 
Peak Values  
Effective Impedance (Ω) Voltage (kV) Current (kA) 
A 6 0.5 12 
B 6 3 2 
3.5 Selection of Type of Surge (Voltage/Current)  
IEEE standard C62.45 [15] gives the surge testing procedure along with various 
requirements such as use of back filter and coupling capacitor. This standard can be ap-
plied for any of the following four types of test - design test, qualification test, production 
test and diagnostics test. The type of waveform, the severity of the surge and the number 
of surges depend on the type of test. According to this standard, for a qualification test, it 
is sufficient to apply the standard surge waveforms once instead of a applying it as a se-
ries of surges. This is because the objective of a qualification test is to check whether the 
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equipment meets the minimum design requirement and it does not involve testing until 
failure, unlike a production test. The selection of voltage or current surge depends on the 
nature of the equipment. Different equipment has to be tested with either a voltage surge 
or a current surge depending on the nature and the characteristic of the equipment. In 
some special cases, the equipment has to be tested first by the voltage surge and then by 
the current surge. High impedance equipment will be stressed by a voltage surge and 
energy associated with a surge is not very important in this case. In case of low imped-
ance equipment, energy of the surge is a significant factor and these types of equipment 
will be stressed by current surge. Residential PV inverters are high impedance equipment 
since they are mostly current controlled devices and the use of L or LCL filter also makes 
it as high impedance equipment. From the above discussion, for the purpose of design 
qualification standard of residential PV inverters, it is sufficient to test the equipment us-
ing standard voltage surges, one at a time.  
Based on the above discussion on location category, the type of test and the na-
ture of the equipment under consideration, the waveforms and the withstand levels that 
can be used for qualification testing of PV inverters are shortlisted and given in Table 
3-4.    
3.6 Surge Testing on Single Phase PV Inverter 
The test procedure given in IEEE C62.45 is used for the purpose of surge with-
stand test. According to IEEE C62.45, three types of coupling schemes can be used to 
connect the surge generator to the EUT. They are direct coupling, shunt coupling and 
series coupling. The direct coupling is used in case of unpowered testing and the other 
two coupling schemes are used in case of powered testing. Figure 3-2, Figure 3-3 and 
Figure 3-4 shows the three coupling schemes.  
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Table 3-4 Summary of Surge Environment That Can Be Used for Surge Testing of Single 
Phase Residential Scale PV Inverter 
Location category Location A 
Voltage or current surge Voltage surge 
Type of waveform Ring wave and open circuit voltage of the 
combination wave 
Scenario Scenario I 
Voltage surge amplitude 6kV 
Current surge amplitude 0.2kA for ring wave and 0.5kA for combi-
nation wave 
Effective impedance 30Ω for ring wave and 12Ω for combina-
tion wave 
 
 
Figure 3-2 Shunt Coupling [15] 
 
Figure 3-3 Series Coupling [15] 
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Figure 3-4 Direct Coupling [15] 
The point of application of the surge generator is usually at the AC side of the 
equipment. Two types of basic testing schemes are given for the case of single phase 
equipment. According to the first scheme, the phase of the power source is connected to 
the high side of the surge generator through a coupling capacitor and the low side is con-
nected to the neutral of the surge generator. For the second scheme, the phase and neutral 
have to be connected to the high side of the surge generator through two different coupl-
ing capacitors and the low side of the surge generator is connected to the ground conduc-
tor. For the simulation analysis, the first testing scheme will be more suited since there is 
no need to take into account the grounding conductor. Table 3-5 gives the connection of 
the two basic testing schemes as given in IEEE C62.45.  
Table 3-5 Connection Scheme for Single Phase Systems [15] 
 Connection of surge generator 
Type test Ground Neutral Line 
Basic 1 Lo HN HH 
Basic 2 - Lo HH 
HN – connected to high side of the surge generator through coupling capacitor CN 
HH – connected to high side of the surge generator through coupling capacitor CL 
3.6.1     Requirement of Back Filter and Coupling Capacitor 
The surge generator is coupled to the powered EUT by one of the above men-
tioned coupling schemes through a coupling capacitor. The coupling capacitor feeds the 
surge from the surge generator to the EUT and prevents the flow of current from the 
power source into the EUT. Also, the surge should be prevented from flowing into the 
AC power source. Back filters are installed between the surge generator and the power 
source to facilitate this. Back filters should also prevent the loading of the surge generator 
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by the low impedance of the grid. Thus the back filter has to provide a high impedance 
path for the high frequency surge and low impedance path for the low power line fre-
quency. The back filter impedance and the effective output impedance (sum of source 
impedance and the impedance of the coupling capacitor) of the surge generator together 
represent the AC power system impedance for the surge. The value of the combined im-
pedance given in the standard is 0Ω at power line frequency and 200Ω above 100 kHz. 
Care should be taken while designing the back filter to make sure that the drawn fault 
current from the power source is of acceptable value.  
The back filter and the coupling capacitor affect the surge injected into the EUT. 
Therefore the effect of the back filter and the coupling capacitor has to be accounted dur-
ing surge testing. This is done by connecting the surge generator to both the back filter 
and the coupling capacitor and shorting the terminals upstream from the back filter with-
out connecting it to the power source. The peak surge voltage is checked to see if it 
matches the desired waveform. The generated surge has to mimic the standard surge 
waveform. Then the surge generator along with the back filter and the coupling capacitor 
is connected to the power source and the EUT. The surge is then applied to the EUT at 
different phase angles of the power line frequency. The phase angle is a significant factor 
when the surge voltage is not very high as the peak value of the surge applied varies con-
siderably depending on the phase angle. But in case of surge testing in the range of kV 
which is the case for location category A, the effect of the phase angle has negligible ef-
fect on the peak amplitude of the surge applied to the EUT.  
3.6.2     Generation of Standard Surge Waveforms  
The surge is generated in simulation using the standard equations given in IEEE 
C62.45 and the surge waveforms that are generated using simulation are shown in Figure 
3-5. The equations for standard waveforms are, 
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Ring wave voltage surge:  
 vsurge t =1.590VP  1-exp  
-t
0.533e-6
  exp  
-t
9.788e-6
 cos 2.25e5t        (3.1) 
Combination wave voltage surge: 
    vsurge t =1.037VP  1-exp  
-t
0.4074e-6
  exp  
-t
68.22e-6
                         (3.2) 
 
      (a)                                                                  (b) 
Figure 3-5 (a) Ring wave, Duration = 10 µs, Ringing frequency = 100 kHz; (b) Combina-
tion Wave, Duration= 50 µs 
3.6.3     Design of Coupling Capacitor  
The coupling capacitor is designed for the requirements stated in the standard IEEE 
C62.45 by using the basic equation (3.3).  
                                      CC=
1
ωXC
                                                         (3.3)  
where, CC is the coupling capacitance, XC is the coupling reactance at fsurge and 
ω=2Πfsurge, fsurge is the dominant frequency of the surge waveform. 
FFT of the ring wave shows that the dominant frequency of the ring wave is at 35 
kHz and it is shown in Figure 3-6 (a). Therefore, fsurge=35kHz and XC (coupling reac-
tance) at 35 kHz is selected as 0.01 Ω. 
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                                      (a)                                                                      (b) 
Figure 3-6 (a) FFT of the Ring Wave, Maximum Frequency = 35 kHz; (b) FFT of the 
Combination Wave, Maximum Frequency = 25 kHz 
For the design of the coupling capacitor for a combination wave the following 
assumptions are made. FFT of the combination wave shows that the dominant frequency 
of the combination wave is at 25 kHz and it is shown in Figure 3-6 (b). Therefore, 
fsurge=25kHz and the value of XC at 25 kHz is selected as 0.01Ω. 
3.6.4     Design of Back Filter 
A typical shunt coupling scheme with the coupling capacitor and the back filter 
used in the surge withstand testing without the EUT and the grid is shown in Figure 3.7. 
The back filter comprises of two inductors and a capacitor. The back filter’s in-
ductor should have a high impedance at the frequency of the surge and low impedance at 
the grid frequency. The requirement of the back filter capacitor is that it should have low 
impedance at the surge frequency and high impedance at the grid frequency. 
As per IEEE C 62.45, the effective impedance seen by the surge generator (as 
grid impedance) is the sum of the back filter impedance, the source impedance of the 
surge generator (RS) and the impedance of the coupling capacitor.  
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Figure 3-7 Shunt Coupling with Back Filter and Coupling Capacitor 
The equivalent impedance seen by the surge generator is the sum of all the impedances 
and it is given below,                       
Equivalent output impedance=j (2XL-XC-Xcbf)               (3.4) 
where, XL is the reactance of the back filter inductor and is given by 2Π(100 kHz)Lbf, and 
XCbf is the reactance of the back filter capacitor.  
The value of the back filter capacitor is obtained in the same way as the coupling 
capacitor since the requirement of the back filter capacitor is the same as the coupling 
capacitor. Therefore in the derivation of the back filter inductor, the back filter capacitor 
is replaced with coupling capacitor. The resultant equation is given by, 
Equivalent output impedance=2j (XL-XC)                      (3.5) 
As per IEEE C62.45, the equivalent impedance is 200 Ω at 100 kHz, 
                                                  Z100kHz=200 Ω                                       (3.6) 
Finding the magnitude of (3.5) and substituting (3.6) in the resultant equation gives, 
                                   Z100kHz =2  XL100kHz-XC100kHz 
2
+Rs                           (3.7) 
                                         
 Z100kHz -Rs
2
= XL100kHz-XC100kHz                        (3.8) 
                                  
 Z100kHz -Rs
2
+XC100kHz=XL100kHz                            (3.9) 
 
Back Filter 
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The back filter inductor is given by, 
                                         Lbf=
1
ω100kHz
 
 Z100kHz -Rs
2
+
1
ω100kHzCC
                            (3.10)        
The simulation is run with the derived values for the back filter inductance and 
capacitance and the results are shown in Figure 3-8. The green waveform represents the 
surge generator output with back filter and the red waveform represents the surge genera-
tor output without the back filter. It can be observed that the designed back filter prevents 
the loading of the surge generator due to the low impedance of the grid.                  
 
Figure 3-8 Ring Wave Surge with and without the Back Filter 
 
Figure 3-9 Grid Side Voltage with Back Filter Connected and Surge Applied on the Other 
Side of Back Filter 
With Back filter 
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Figure 3-10 Voltage at the Point of Surge Coupling 
Figure 3-9 and Figure 3-10 show the voltage at the point of surge coupling and at 
the inverter side of the back filter respectively. From the above waveforms it can be 
clearly seen that the designed back filter prevents the surge from entering the grid. Thus 
the designed back filter satisfies the both the objectives given in the standard for a back 
filter.   
3.7 Summary 
In this chapter, the surge withstand test for PV inverter is discussed. A method to 
adopt the existing standards (IEEE C62.41.2 and IEEE C62.45) for residential scale sin-
gle phase inverter is investigated. The choice of surge waveforms, the severity of surge 
waveforms, the surge testing procedure and the design of back filter and coupling capaci-
tor are discussed in detail. Analytical and simulation studies of surge withstand tests are 
discussed in the subsequent Chapter.  
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CHAPTER 4 
ANALYSIS AND SIMULATION OF SURGE WITHSTAND TEST APPLIED TO 
SINGLE PHASE PV INVERTER 
The surge waveforms that are selected as discussed in Chapter 3 are applied to 
single phase PV inverter and tested. The impact of the surges on the PV inverter is stu-
died. The purpose of the study is to design PV inverters that can withstand the surges bet-
ter and be more reliable under these surge conditions. One of the most sensitive compo-
nents in the PV inverter is the semiconductor switch. Therefore an analytical study is per-
formed to analyze the impact of the surge on the switches. Design equations are derived 
from the analysis for choosing the ratings of the inverter switch with which the inverters 
can be designed to perform reliably.  The analytical study is done by using the simplified 
circuit of the PV inverter derived for this purpose by making suitable assumptions. Simu-
lations are used to validate the analytical approach. In this chapter, the inverter model 
used for the study is first discussed briefly. Following the discussion on the inverter mod-
el, the analytical study and the results of the simulation are shown. Finally, the design 
equations for selecting the ratings of the inverter switch are derived based on the results 
obtained from the analysis and simulation.  
4.1 Inverter Design 
The surge withstand test is performed on a single phase residential scale PV in-
verter with isolation transformer. The schematic of the PV inverter used for the study is 
shown in Figure 4-1. For the purpose of designing the inverter, specifications of a typical 
commercially available 3.8kW residential scale PV inverter (outdoor with isolation trans-
former) are chosen. The specifications are shown in Table 4-1.  
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Table 4-1 Specification of A 3.8kw Single Phase Residential Scale PV Inverter 
Parameter Value 
IDC_max,mpp 12.5A 
Pmax,mpp 2600W 
Rated AC power 3800W 
Rated AC voltage 240V 
Maximum AC line current 16A 
AC current distortion 2% 
Output protection: Maximum AC 
overcurrent protection 
 
20A 
Input voltage range of operation 160 V – 470 V 
 
Figure 4-1 Schematic of Single Phase Residential Scale PV Inverter Used for Simulation 
Model 
The inverter model includes a power circuitry and a control circuitry. The power 
circuit consists of an isolated DC-DC boost converter and a DC-AC single phase bridge 
inverter. The design equations and the design values of the different components of the 
DC-DC converter and the single phase inverter are given in Appendix B. Both L and 
LCL filters are designed for the DC-AC inverter. The control circuitry consists of a vol-
tage control for the isolated boost DC-DC converter and a cascaded control for the inver-
ter which includes the outer loop voltage control and the inner loop current control. The 
voltage controller regulates the DC link voltage and generates the current reference for 
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the inner current controller. The current reference is multiplied by the signal from the 
phase locked loop (PLL) to synchronize the current with the grid voltage thereby main-
taining a unity power factor. The controller design and the derivations of different system 
transfer functions are shown in Appendix B. The control signals from the controller are 
given to the pulse width modulators (PWM) block to generate the switching signals. Un-
ipolar PWM technique is used for simulating the switching signals. The input voltage 
range of the PV inverter is 160 V – 470 V. A single PV module will not be sufficient to 
supply the required voltage and current of the inverter, therefore an array of PV modules 
is used.  The PV array is designed with the specifications for a commercially available 
PV module (Table 4-2). 
Table 4-2 Specifications of A Single PV Module 
Parameter Value 
Nominal power, Pmpp(W)  70 W 
Voltage at Pmax,Vmpp(V)  65.5 V 
Current at Pmax, Impp(A)  1.07 A 
Open circuit voltage, Voc 88 V 
Short circuit current, Isc 1.23 A 
Maximum system voltage, Vsys(V) 1000 V 
Temperature coefficient of Voc(high temp) -0.25%/°C 
Temperature coefficient of Pmpp -0.25%/°C 
Temperature coefficient of Isc .04%/°C 
Number of cells, Ns 116 
4.2 Derivation of Equivalent Circuit 
The surge waveforms selected in Section 3.5 is applied to the inverter model us-
ing the procedure discussed in Section 3.6. The point of coupling of the surge is on the 
AC side of the equipment. In the case of PV inverter, the point of coupling will be on the 
output terminal of the DC-AC single phase inverter. The back filter designed using the 
procedure discussed in section 3.6.4 is placed in between the grid and the output filter of 
the DC-AC inverter. The design values of the key parameters that are used in the study of 
surge withstand test are given in the Table 4-3 Design Values Used in Analysis. Both the 
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ring wave voltage surge and the combination wave voltage surge are applied one at a 
time to the PV inverter model using shunt coupling and studied.  
Table 4-3 Design Values Used in Analysis 
DC link Capacitor CDC = 698.05µF 
L filter Linverter = 3.7 mH 
LCL filter Li=237.50µH,Lg= 309.51µH, Cf=1.75µF 
Coupling Capacitor Cc = 454.73µF 
Source Impedance Ring wave 30 Ω 
Combination wave 12 Ω 
The duration of the surge is in the range of micro seconds. Therefore for analysis 
purposes the circuit of the PV inverter can be simplified by using certain assumptions. 
There are three instantaneous cases of operation of a single phase inverter each of which 
extends for few micro seconds. 
1) The diagonal pair of switches conduct (shorted) giving positive voltage at the 
output of the inverter;  
2) The diagonal pair of switches conduct giving negative voltage at the output of the 
inverter;  
3) The top or the bottom pair of switches conducts giving zero voltage at the output 
of the inverter;  
The response time of the fastest controller (inner current controller) is ten times 
greater than the switching frequency and the controllers can be ignored while considering 
the instantaneous cases of operation. The DC-DC controller can be ignored while deriv-
ing the equivalent circuit which will be used for analyzing the surge, because the diodes 
in the secondary of the DC-DC controller will prevent the surge from passing on to the 
DC-DC controller stage.  
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Based on the assumptions stated above, the instantaneous cases can be modeled 
as simplified circuits. Case 1 and Case 2 results in the DC link capacitor being connected 
to the inverter output filter. The simplified circuits for case1 and case2 for an inverter 
with LCL filter are shown in Figure 4-2 Simplified Circuit of Single Phase Inverter with 
LCL Filter  and Figure 4-4 respectively. Figure 4-3 shows the simplified circuit for case 1 
for an inverter with L filter. Apart from the filter and the DC link capacitor, the circuit 
includes the source impedance of the surge generator and the coupling capacitor in series 
with the surge generator. The equivalent circuit for case 3 is shown in Figure 4-6 for L 
filter and in Figure 4-5 for LCL filter. For high frequency converters, the cycle-by-cycle 
average of the inverter output (PWM) voltage over a few switching periods may be con-
sidered around the positive peak, negative peak and zero crossing of the grid voltage. 
This can be represented by the average model of the inverter as described in [28] with a 
constant value duty ratio. This will result in equivalent circuits similar to the three cases 
mentioned above and shown in Figure 4-7.   
 
Figure 4-2 Simplified Circuit of Single Phase Inverter with LCL Filter for Case 1 
 
 
 
 
 
+ 
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Figure 4-3 Simplified Circuit of Single Phase Inverter with L Filter for Case 1 
 
Figure 4-4 Simplified Circuit of Single Phase Inverter with LCL Filter for Case 2 
+ 
+ 
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Figure 4-5 Simplified Circuit of Single Phase Inverter with LCL Filter for Case 3 
 
Figure 4-6 Simplified Circuit of Single Phase Inverter with L Filter for Case 3 
 
Figure 4-7 Simplified Circuit of Single Phase Inverter with LCL Filter for High Switch-
ing Frequencies 
+ 
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The equivalent circuit derived for instantaneous cases will be used in the subse-
quent section to analyze the current through the switch and the voltage across the DC link 
capacitor as a result of the surge voltage.  The current through the switch is the same as 
the current flowing through the filter inductor (inverter side inductor in case of an LCL 
filter). The instantaneous case 1 is studied in detail in the following analysis.  
4.3 Analysis of L Filter 
For an inverter with L filter, the equivalent impedance of the circuit shown in 
Figure 4-3 is given by the following equation.  
                                   Z=Linverters+
1
sCDC link
+Rs+
1
sCC
                         (4.1)  
The standard expression of the ring wave as per IEEE C62.41.2 is given by (4.2)  
vsurge t =1.590*6000 1-exp  
-t
0.533e-6
  exp  
-t
9.788e-6
 cos 2.25e5t      (4.2) 
By taking Laplace transform of (4.2) the following equation is obtained. 
     vsurge s =9540.  
102165.9175+s
5.0625×10
10
+ 102165.9175+s 2
-
1978338.525+s
5.0625×10
10
+ 1978338.525+s 2
        (4.3) 
The current through the filter as a result of the surge, Isurge is given by 
                                            Isurge s =
Vsurge s 
Z
                       (4.4)   
By taking the inverse Laplace transform of (4.4), the current through the filter inductor is 
obtained (4.5).  It is plotted in Figure 4-8 and the peak value of the current through the 
filter inductor can be obtained from the plot. 
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i t =   2.833e-7985.20t-0.0472e-122.90t 
+  0.6459e-19.78X10
5
t-2.0389e-10.21×10
4
t Cos 22.5×104t  
+  0.6459e-19.78×10
5
t-2.038e-10.2165×10
4
t Cos 22.5×104t Cos 45×104t  
+  4.877e-10.2165×10
4
t-0.0737e-19.78×10
5
t Sin 22.5×104t  
+  0.0737e-19.78×10
5
t-4.877e-10.216×10
4
t Cos 45×104t Sin 22.5×104t  
+  4.877e-10.216×10
4
t-0.0737e-19.78×10
5
t Cos 22.5×104t Sin 45×104t  
                  +  0.6459e-19.78×10
5
t-2.0389e-10.2165×10
4
t Sin 22.5×104t Sin 45×104t         (4.5)                     
                             
Figure 4-8 Plot of the Current through the Filter Inductor as A Result of Ring Wave Vol-
tage Surge 
It can be observed from Figure 4-8 that the magnitude of the current due to the 
surge is around 8 A. The diode on the secondary of the DC-DC converter stage blocks the 
current from entering the DC-DC converter. Therefore, the energy of the surge raises the 
voltage of the DC link capacitor. The increase in voltage across the DC link capacitor as 
a result of the surge can be obtained by considering the basic equation given in (4.6),  
 ∆VDC=
1
CDC
  i t 
t
0
dt                                       (4.6)              
The duration of the ring wave (10μs, as given in the standard) is chosen as the 
limit of the integration in (4.6) and the voltage across the DC link capacitor is calculated 
to be 0.0776 V. The voltage across the DC link capacitor is negligible when ring wave is 
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applied to the PV inverter with L filter. Also the current through the switch as a result of 
the surge is relatively lower when compared with the usual load current of the inverter 
that flows through the switch. Therefore, the switch with nominal rating can withstand 
the surge effectively.  
The analysis is repeated for the combination wave. The standard expression for a 
combination wave is given by the following expression, 
                            vsurge t =1.037VP  1-exp  
-t
0.4074e-6
  exp  
-t
68.22e-6
                         (4.7) 
Taking the Laplace transform of (4.7) gives the following expression, 
                             Vsurge s =6221.99  
1
14658.4579+s
-
1
2469248.5414+s
                 (4.8) 
The value of the current through the filter is shown in (4.9) and plotted in Figure 4-9.  
i t =0.6819e-2469000.0t-76.4682571e-14659.t 
+ 37.91e24674.It-1622.t+37.916184861e-1622.t Cos[12340t] 
        +(27.7687e-1622t-27.768e 24674it-1622t ) Sin[12340t]          (4.9) 
       
The increase in voltage across the DC link capacitor as a result of the surge is given by,  
                                     ∆VDC=
1
CDC
  i t dt 
t
0
                                     (4.10) 
The duration of the combination wave (50 μs, as given in the standard) is chosen 
as the limit of the integration in (4.10) and the voltage across the DC link capacitor is 
calculated to be 2.210 V. It can be observed that the voltage across the DC link capacitor 
is relatively low compared to the magnitude of the surge voltage. The peak value of the 
current through the switch is high compared to the usual load current flowing through the 
switch. This high current can significantly stress the switch.  
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Figure 4-9 Plot of the Current through the Filter Inductor as A Result of Combination 
Wave Voltage Surge 
4.4 Analysis of LCL Filter 
For an LCL filter, the equivalent impedance of the circuit shown in Figure 4-2 is 
given by the following equation.  
                          Z= Lgs+ 
 Rf+
1
Cfs
  
1
CDC links
+Lis 
Rf+
1
CDC link s
+
1
Cfs
+Lis
  +RS+
1
sCC
                  (4.11) 
First, the analysis is done for ring wave voltage surge. The expression for the cur-
rent through the inverter side inductor of the filter can be found using the analysis shown 
in Section 4.3 for L filter.  The equation of the current through the switch is shown in 
(4.12) and it is plotted in Figure 4-10. 
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i t =-1.185e-84.39×10
3
t-0.0452e-121.18t+0.725e-13.65×10
3
tCos 50.784×103t  
+0.725e-13.65×10
3
tCos 50.784×103t Cos 101.56×103t  
-  0.029e-19.78×10
5
t+0.0811e-10.2×10
4
t Cos 22.5×104t  
-  0.029e-19.78×10
5
t+0.081e-10.2×10
4
t Cos 22.5×104t Cos 45×104t  
+10.961e-13.65×10
3
tSin 50.784×103t -10.961e-13.65×10
3
tCos 101.568×103t Sin 50.784×103t  
+10.961e-13.65×10
3
tCos 50.784×103t Sin 101.568×103t  
+0.7257e-13.65×10
3
tSin 50.784×103t Sin 101.568×103t  
+  0.0063e-19.78×10
5
t-2.9507e-10.216×10
4
t Sin 22.5×104t  
+  2.9507e-10.216×10
4
t-0.0063e-19.78×10
5
t Cos 45×104t Sin 22.5×104t  
+  0.0063e-19.78×10
5
t-2.9507e-10.216×10
4
t Cos 22.5×104t Sin 45×104t  
                -  0.0290e-19.78×10
5
t+0.0811e-10.216×10
4
t Sin[22.5×104t]Sin[45×104t]        (4.12) 
              
Figure 4-10 Plot of the Current through the Inverter Side Filter Inductor of an LCL Filter 
as a Result of Ring Wave Voltage Surge 
The increase in voltage across the DC link capacitor is calculated to be 0.0427 V. 
The peak value of current that can be observed from the Figure 4-10 is comparable to the 
output current of the inverter. The results show that the inverter can withstand the ring 
wave voltage surge effectively.  
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The analysis is repeated for combination wave voltage surge. The expression for 
the current through the inverter side inductor of the filter, for a rated design value is given 
in (4.13) and plotted in Figure 4-11. 
i t =-0.0192e-24.692×10
5
t-1240.67e-23.81×10
3
t+1364.85e-14.658×10
3
t-11.29e-306.578t 
-26.445e-3231.017tCos 42.9×103t -29.987e-14767.04tCos 60.45×103t  
-26.445e-3231.017tCos[42.9×103t]Cos[85.80×103t] 
-45.304e-3231.017tSin[42.9×103t]+45.304e-3231.017tCos[85.80×103t]Sin[42.9×103t] 
-55.940e-14.76×10
3
tSin[60.45×103t]+55.940e-14.76×10
3
tCos[120.91×103t]Sin[60.45×103t] 
-45.304e-3231.017tCos[42.9×103t]Sin[85.80×103t] 
-26.445e-3231.017tSin[42.9×103t]Sin[85.80×103t] 
  -29.987e-14.76×10
3
tSin[60.45×103t]Sin[120.91×103t]                        (4.13) 
 
Figure 4-11 Plot of the Current through the Inverter Side Filter Inductor of an LCL Filter 
as A Result of Combination Wave Voltage Surge 
The increase in the voltage across the DC link capacitor due to this surge current 
is calculated to be 7.97781 V. This may cause a noticeable difference in the value of vol-
tage across DC link capacitor but the voltage controller will act eventually to rectify this 
change in voltage. The peak value of current (as seen in Figure 4-11) through the switch 
is greater than 300 A which is very large compared to the maximum current flowing 
through the switch during normal operating conditions. This value of current can signifi-
cantly stress the switch.  
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4.5 Ring Wave vs. Combination Wave 
The impact of the surge waveforms, (both ring wave and combination wave) on 
the PV inverter with L / LCL filter is analyzed in the previous sections. From the analyti-
cal study, it can be observed that the combination wave has greater impact on the PV in-
verter (irrespective of the type of the filter) than the ring wave. Hence, from a design qua-
lification perspective, the use of 8/50µs combination wave voltage surge alone may pro-
vide a good testing scheme.  
4.6 Surge Analysis for Designs with Low Values of Filter Components 
The analysis till now was done based on the nominal values of inverter’s filter 
and the DC link capacitance corresponding to conventional inverter topology. Significant 
research is being directed towards reducing the size of the DC link capacitance and size 
of the filter through alternate topologies, high switching frequency and a combination of 
the two. Therefore, the same analysis is repeated for smaller value of DC link capacitance 
and filter. The values of the voltage across the DC link capacitor and the plot of the cur-
rent through the filter are shown in the Table 4-4 and Table 4-5 for ring wave and combi-
nation wave respectively.   
It can be observed from the analysis, that the current drawn from the surge and 
the voltage across the DC link capacitor are inversely proportional to the size of the filter 
and the DC link capacitor respectively. From the analysis, it can be observed that the im-
pact of the surge on the PV inverter depends on the size of the DC link capacitance and 
the filter. As the size of these two components decreases, the stress on the semiconductor 
switch increases considerably and the switches need to be rated accordingly.  
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4.7 Simulation of Surge Withstand Test Applied to Single Phase PV Inverter 
In order to validate the analytical study, the surge withstand test is applied to the 
simulation model of single phase PV inverter. The surge is generated using a controlled 
voltage source and it is applied to the simulation model (described in Section 4.1) by us-
ing shunt coupling scheme (discussed in Section 3.6). The simulations are performed us-
ing PLECS toolbox in Simulink (MATLAB). The surge test is performed on inverter with 
L and LCL filter by using both ring wave and the combination wave voltage surge. The 
surge is applied at different phase angles of the grid voltage and the effect is studied. The 
simulation results for different cases of testing are show in the next few sections.  
The simulation results of the inverter model without applying the surge are 
shown in Figure 4-12 and Figure 4-13. The results are obtained for an inverter with LCL 
filter. The inverter output voltage (VAB), its cycle by cycle average, the grid voltage, the 
current injected into the grid, the output of the current controller are shown in the Figure 
4-13 (b). A step input is given as reference to the voltage controller of the DC-DC con-
verter. It can be observed that the actual output i.e. the voltage across the PV array close-
ly follows the reference input. The voltage across the DC link capacitor is also shown.  
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Table 4-4 Analysis Results for Less than Rated Value of CDC and Filter Inductor for Ring 
Wave 
DC link 
capaci-
tor 
Filter inductor 
(inverter side 
inductor in 
case of LCL 
filter) 
 
 
Current through the filter inductor (Amperes) and voltage 
across the DC link capacitor (Volts) 
 
 
 
 
 
 
 
 
 
Rated 
Value 
 
 
 
 
 
 
 
 
1/10
th
 
of 
Rated 
Value 
 
 
 
 
L 
filter 
 
ΔVDC=0.5926V 
 
 
 
 
LCL 
filter 
 ΔVDC=0.3239V 
 
 
 
 
 
 
 
 
1/10
th
 
of 
Rated 
Value 
 
 
 
 
 
 
 
 
 
Rated 
Value 
 
 
 
 
L 
filter 
 
ΔVDC=0.7760V 
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LCL 
filter 
 
ΔVDC=0.4272V 
 
 
 
 
 
 
 
 
 
1/10
th
 
of 
Rated 
Value 
 
 
 
 
 
 
 
 
 
1/10
th
 
of 
Rated 
Value 
 
 
 
 
L 
filter 
 
ΔVDC=5.9241V 
 
 
 
 
LCL 
filter 
 
ΔVDC=3.2308V 
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Table 4-5 Analysis Results for Underrated Value of CDC and Filter Inductor for Combina-
tion Wave 
Size of 
DC link 
capaci-
tor 
Size of the 
filter inductor 
(grid side 
inductor in 
case of LCL 
filter) 
 
 
Current through the filter inductor (Amperes) and voltage 
across the DC link capacitor (Volts) 
 
 
 
 
 
 
 
 
 
Rated 
Value 
 
 
 
 
 
 
 
 
1/10
th
 
of 
Rated 
Value 
 
 
 
 
L 
filter 
 
ΔVDC=14.1924V 
 
 
 
 
LCL 
filter 
 
ΔVDC=15.0564V 
 
 
 
 
 
 
 
 
 
 
1/10
th
 of 
Rated 
 
 
 
 
 
 
 
 
 
 
Rated 
Value 
 
 
 
 
L 
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                                      (a)                                                                       (b) 
Figure 4-12 Simulation Results of DC-DC Controller Stage without Surge (a) VAB of the 
Inverter and Cycle by Cycle Average Over Few Switching Cycles; (b) Cycle by Cycle 
Average Value of the VAB Over Few Fundamental Cycles 
   
                                                   (a)                                                              (b) 
Figure 4-13 Simulation Results of DC-AC Inverter without Surge  
Figure 4-13 Simulation Results of DC-AC Inverter without Surge(a) shows the 
voltage across the PV array for a step change in the reference to the voltage controller, 
duty ratio of the dc to dc converter generated from the voltage control loop, the current 
through the input boost inductor and the voltage across the dc link capacitor and Figure 
4-13 (b) shows the grid voltage, current through the inverter side inductor of the LCL 
filter and the reference value given to the inner current controller from the outer voltage 
control loop and duty ratio control signal generated from the inner current loop. 
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4.8 Case 1: Testing of Inverter with LCL Filter by using Ring Wave Voltage Surge 
The ring wave voltage surge is applied to the PV inverter with LCL filter. The 
simulation is repeated by applying the surge during the zero crossing, positive peak and 
negative peak of the grid voltage. The simulation results when the surge is applied at time 
t=325ms during the zero crossing of the grid voltage are shown in Figure 4-14 and Figure 
4-15. 
 
(a) (b) 
Figure 4-14 Simulation Results of Surge Testing of LCL Filter with Ring Wave, 
with Surge at Zero Crossing of the Grid Voltage (a) Voltage at the Point of Surge Injec-
tion with Respect to Neutral of the Grid; (b) Voltage Across the DC Link Capacitor 
The grid voltage with the surge is shown in Figure 4-14(a). The surge applied at 
time t=325ms can be seen as a sharp impulse voltage. This voltage waveform is given as 
the grid voltage to the controllers and PLL. Figure 4-14 (b) shows the voltage between 
the two poles of the inverter (VAB). In this case, there is no effect of the surge on VAB. But 
for some of the other cases shown in subsequent sections, it can be observed that during 
the time of application of the surge, VAB jump from positive VDC to negative VDC. 
Figure 4-15 (b) shows the voltage across the four switches of the inverter. Similarly Fig-
ure 4-15 (c) and Figure 4-15 (d) gives the current through the four switches. It can be ob-
served that during the time of application of the surge, a current of significant magnitude 
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flows through the switches. The wave shape of the current is similar to the one predicted 
using analysis.  
            
   (a)                           (b) 
 
               
                                    (c)                                                                      (d) 
Figure 4-15 Simulation Results of Surge Testing of LCL Filter with Ring Wave, with 
Surge at Zero Crossing of the Grid Voltage (a) Inverter Output Voltage; (b) Inverter 
Switch Voltages; (c) Inverter Switch Current for a Duration in the Range of Milliseconds; 
(d) Inverter Switch Current for a Duration in the Range of Microseconds 
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Figure 4-15 (a) shows the voltage across the DC link capacitor. In this case it is 
difficult to observe any considerable difference in the voltage at the time of surge. This is 
because the voltage across the DC link capacitor as a result of the ring wave voltage 
surge is negligible. The value of this voltage was found using analysis in the Sections 4.3 
and 4.4. For surge testing with combination wave, a significant change in the value of the 
voltage can be observed at the time of application of the surge.  
The simulation is repeated by applying the surge at time 321 ms during the posi-
tive peak of the grid voltage and the results are shown in Figure 4-16 and Figure 4-17. 
    
(a)  (b) 
Figure 4-16 (a)Voltage at the Point of Surge Injection with Respect to Neutral of the 
Grid; (b) Voltage Across the DC Link Capacitor 
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                                        (a)                 (b) 
                       
                              (c)              (d) 
Figure 4-17 Simulation Results of Surge Testing of LCL Filter with Ring Wave, with 
Surge at Positive Peak of the Grid Voltage (a) Inverter Output Voltage; (b) Inverter 
Switch Voltages; (c) Inverter Switch Current for a Duration in the Range of Milliseconds; 
(d) Inverter Switch Current for a Duration in the Range of Microseconds 
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The simulation is repeated by applying the surge at 329 ms during the negative 
peak of the grid voltage and the results are shown in Figure 4-18 and Figure 4-19. 
         
    (a)                  (b) 
              
              (c)            (d) 
Figure 4-18 Simulation Results of Surge Testing of LCL Filter with Ring Wave, with 
Surge at Negative Peak of the Grid Voltage (a) Voltage at the Point of Surge Injection 
with Respect to Neutral of the Grid; (b) Voltage Across the DC Link Capacitor; (c) Inver-
ter Output Voltage; (d) Inverter Switch Voltages 
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                 (a)                                     (b) 
Figure 4-19 (a) Inverter Switch Current for a Duration in the Range of Milliseconds; (b) 
Inverter Switch Current for a Duration in the Range of Microseconds 
                    
                                  (a)              (b) 
Figure 4-20 (a) Output and Input of the PLL; (b) Duty Ratio Signal of the Inverter (Out-
put of the Current Loop Controller) 
Since the current drawn by the switch due to the surge is in the same order of 
magnitude as the inverter ouptut current, the effect of the surge cannot be clearly seen as 
in the case where the surge is applied durign the zero crossing.  
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It can be observed from Figure 4-15, Figure 4-17, and Figure 4-19 that the peak 
value of the current drawn as a result of the surge does not change with the variation in 
the phase angle of application of the surge with respect to the grid voltage. Therefore for 
the other cases the results of surge is shown only when the surge is applied at zero cross-
ing of the grid voltage. 
Figure 4-20 (a) shows the waveform of the input and the output of the phase 
locked loop. It can be observed that the PLL output is not affected as a result of applying 
the surge. This is because the frequency of the surge waveform is very high compared to 
the bandwidth of the PLL. 
The duty ratio signal obtained from the output of the inner current loop controller 
is shown in Figure 4-20 (b). It toggles between +1 and -1 at the time of application of the 
surge. This is because of the feed forward control of the grid voltage in the inner current 
control loop.  
4.9 Case 2: Testing of an L Filter with Ring Wave 
The simulation is performed by applying the ring wave to the PV inverter with L 
filter. The surge is applied during the zero crossing of the grid voltage at 325ms. The re-
sults are shown in Figure 4-21, Figure 4-22 and Figure 4-23.If the surge is applied during 
the positive and negative peak, the effect of the surge cannot be observed clearly. This is 
because the magnitude of the current as a result of the surge is much lower compared to 
the output current of the inverter. It can be observed that the voltage across the DC link 
capacitor does not show any noticeable difference as a result of the surge as predicted 
using the analysis. It can be observed that the effect of the surge in this case is not signif-
icant.  
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      (a)                             (b) 
              
                                    (c)                    (d) 
Figure 4-21 Simulation Results of Surge Testing of L Filter with Ring Wave (a) Voltage 
at the Point of Surge Injection with Respect to Neutral of the Grid; (b) Voltage Across the 
DC Link Capacitor; (c) Inverter Output Voltage; (d) Inverter Switch Voltages 
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                                   (a)     (b) 
Figure 4-22 (a) Inverter Switch Current for a Duration in the Range of Milliseconds; (b) 
Inverter Switch Current for a Duration in the Range of Microseconds 
              
                    (a)              (b) 
Figure 4-23 (a) Output and the Input of the PLL; (b) Output of the Current Loop Control 
4.10 Case 3: Testing of L filter with Combination Wave Voltage Surge 
The simulation is run by applying the combination wave voltage surge to the PV 
inverter with L filter. The surge is applied during the zero crossing of the grid voltage at 
time t=325 ms. The results are shown in Figure 4-24 and Figure 4-25. The effect of com-
bination wave voltage surge on the switch current is significantly more when compared 
to the ring wave voltage surge. 
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                                           (a)                     (b) 
      
  (c)                                                                   (d) 
Figure 4-24 Simulation Results of Surge Testing of L Filter with Combination Wave (a) 
Voltage at the Point of Surge Injection with Respect to Neutral of the Grid; (b) Voltage 
Across the DC Link Capacitor; (c) Inverter Output Voltage; (d) Inverter Switch Voltages 
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                                     (a)        (b) 
Figure 4-25 (a) Inverter Switch Current for a Duration in the Range of Milliseconds; (b) 
Inverter Switch Current for a Duration in the Range of Microseconds 
4.11 Case 4: Testing of LCL Filter with Combination Wave Voltage Surge 
The combination wave voltage surge is applied to the simulation model of the PV 
inverter with LCL filter. The current through the switch as the result of the surge is much 
higher than the nominal load current and therefore can be seen clearly irrespective of the 
point of application of the surge with respect to the grid voltage. The simulation results 
when the surge is at the positive peak of the grid voltage are shown in Figure 4-26 and 
Figure 4-27. The surge is applied at time t= 321 ms. 
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                                             (a)        (b) 
        
            (c)        (d) 
 
Figure 4-26 Simulation Results of Surge Testing of LCL Filter with Combination Wave 
(a) Voltage at the Point of Surge Injection with Respect to Neutral of the Grid; (b) Vol-
tage Across the DC Link Capacitor; (c) Inverter Output Voltage; (d) Inverter Switch Vol-
tages 
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                                  (a)            (b) 
Figure 4-27 (a) Inverter Switch Current for a Duration in the Range of Milliseconds; (b) 
Inverter Switch Current for a Duration in the Range of Microseconds 
 
     
      (a)                             (b) 
Figure 4-28 (a) Output and the Input of the PLL; (b) Output of the Current Loop Control 
4.12 Case 5: Testing of L Filter (1/10th of the Rated Value) with Combination Wave 
Voltage Surge 
The simulation is repeated by applying the combination wave to the PV inverter 
with L filter whose value is fixed at one tenth of the rated design value. The simulation 
results agree with the analytical results and it also shows that the effect of the surge is 
more prominent because of the reduction in the size of the filter inductance. It can be ob-
served that the current through the switch is considerably higher when compared to the 
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case 3 in which the filter inductor is designed for rated design value. The surge is applied 
during the zero crossing of the grid voltage at 325ms and the results are show in Figure 
4-29. 
    
                                          (a)        (b) 
    
                                     (c)          (d) 
Figure 4-29 Simulation Results of Surge Testing of L Filter (1/10
th
 of the Rated Value) 
with Combination Wave (a) Voltage Across the DC Link Capacitor; (b) Inverter Switch 
Voltages; (c) Inverter Switch Current for a Duration in the Range of Milliseconds; (d) 
Inverter Switch Current for a Duration in the Range of Microseconds 
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4.13 Effect of Back Filter on Switch Current 
The magnitude of the current through the switch in all the cases is found to be 
different from the one determined in the analysis. This is because of the effect of back 
filter impedance. For tests involving ring wave, the difference is not significant. But, for 
tests involving combination wave, the difference in the value of the current obtained 
through simulation and analytical study is significantly large. The percentage variation in 
the value of the current in both the cases is the same. However, the magnitude of the cur-
rent drawn as a result of combination wave is much higher than the current drawn as the 
result of the ring wave. Therefore, the analysis is repeated by taking into account the ef-
fect of the back filter, for case 3 and case 4. The results are show in Figure 4-30 (a) and 
Figure 4-30 (b) respectively. The newly derived analytical results for the current through 
the switch closely match the simulation results.   
 
         (a)      (b) 
Figure 4-30 Effect of Back Filter on the Current Flowing through the Inverter Switch 
 
4.14 Design Criterion for Choosing Inverter Switch 
The surge waveform (especially the combination wave voltage surge) is found to 
have significant impact on the semiconductor switches. For the usual design of PV inver-
ters, the switches are rated optimally for the values given in the Table 4-6.  
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Table 4-6 Criteria for Selection of PV Inverter Switches 
Switch Current Rating Voltage Rating 
Type Location Formula used Value Formula 
used 
Value 
IGBT 
with 
reverse 
blocking 
diode 
DC-DC 
converter 
primary 
 
Iin max+
ΔIL
2
 
 
20.5A 
 
Vo
n
 
 
522.22V 
Diode DC-DC 
converter 
secondary 
 
Iin max+
ΔIL
2
n
 
 
28.1725A 
 
Vo 
 
320V 
IGBT 
with 
reverse 
blocking 
diode 
1-phase 
inverter 
 
I1pk+
ΔIpk-pk 
2
 
 
22.55A 
 
VDC+
Vripple
2
 
 
400V 
For a reliable design, the switches of the inverter need to be rated not just by us-
ing the formulas in the table but also by considering the impact of the surges. This results 
in design criterion shown in equations (4.14) and (4.15).  
   Switch current rating=Iinverter rated peak+
ΔI
pk-pk
2
+Ipksurge          (4.14) 
where, Ipksurge is the current through the switch as the result of surge. Ipksurge depends on the 
filter rating and it can be derived by using the analytical approach shown in this thesis;  
 Switch voltage  rating=VDC+
Vripple
2
+ΔVCDC        (4.15) 
where, ΔVDC is the raise in voltage across the DC link capacitor as the result of surge. 
ΔVDC depends on the rating of the DC link capacitor and it can be derived by using the 
analytical approach shown in this thesis.  
For nominal ratings of the filter and DC link capacitor, the voltage rating of the 
switch does not vary from the usual design. Only the inverter current rating needs to be 
designed according to the derived equation. As the size of the filter and the DC link capa-
citor decreases, the ratings of the inverter switches increase and both the current and vol-
tage ratings of the switch has to be designed using the above equations.  
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CHAPTER 5 
CONCLUSIONS AND FUTURE WORK  
5.1 Conclusions  
The first part of the thesis was focused on finding the missing links in the exist-
ing standards and developing a framework for a dedicated design qualification standard 
of PV inverter. A comprehensive comparison of existing standards related to PV inverters 
was performed and the missing links were identified by using gap analysis.  The IEC 
62093 was kept as a guideline and a framework for the new design qualification standard 
dedicated to PV inverter was developed. PV inverter experiences lot of electric stress dur-
ing operation and therefore the electric stress tests was the key inclusion in the frame-
work. Surge withstand test, one of the electric stress test was studied in detail. A method 
to adapt the existing standards for use in design qualification standard of PV inverter was 
investigated. The impact of the surge withstand test on residential single phase residential 
PV inverter with isolation transformer was studied using simulation and verified analyti-
cally.  
The current that flows through the inverter switch and the voltage across the DC 
link capacitor as a result of the surge are calculated analytically and the values match 
well with simulation. It was found that, the peak value of current that is expected as a 
result of the surge depends on the rating of the filter.  Also, the voltage across the DC link 
capacitor due to the surge increases as the size of the DC link capacitor reduces. Current 
and voltage as a result of the surge could stress the semiconductor switches and make 
them less reliable. In order to design a PV inverter that can withstand the surges better, 
the semiconductor switches of the inverter need to be rated by taking into account the 
effect of the surge. To help with this objective, simple design equations for choosing the 
ratings of the switch were derived. 
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5.2 Future Work 
There is wide scope for potential future work and some of them are listed below. 
 The impact of the surge becomes more prominent as the size of the filter and DC 
link capacitance reduces. This work can be continued further to come up with a 
minimum requirement and a design equation for the DC link capacitor and filter 
inductor (both L and LCL filter) to meet the surge requirement.  
 The work presently does not include the non-idealities of the inductors and capa-
citors.  The winding capacitance of the inductors and the series inductance of ca-
pacitors can have significant impact on the surge performance, and their impact 
can be investigated. 
 This thesis focuses on adopting the surge withstand test to residential scale PV 
inverters with high frequency transformer isolation. Residential scale PV inverter 
topologies without isolation can be potentially studied. Also the topologies of in-
verters used in utility application and micro inverter application can be studied. 
The inverter model used in this study is not capable of providing reactive power 
support and operates at unity power factor. The phenomenon can be studied with 
inverter that can provide reactive power support and operate at other power fac-
tors apart from unity power factor. 
 The effect of the surge on the control circuitry especially on the PLL can investi-
gated.  
 Other missing links such as electric stress due to grid disturbance, grid fault, grid 
failure, voltage/frequency fluctuation etc. can be addressed one by one using the 
approach followed for surge withstand test. Design equations and minimum de-
sign criterion can be developed for each case which will ultimately help improve 
the reliability of PV inverter and help eliminate the weak designs. 
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APPENDIX A 
LIST OF STANDARDS 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 75 
 
Table A-1 List of Standards Found Using the Flow Diagram for the Gap Analysis 
 
S.NO 
 
Std. 
 
TITLE 
 
1 
 
IEEE 
1547 
 
IEEE Standard for Interconnecting Distributed Resources with 
Electric Power Systems 
 
2 
 
IEEE 
929 
 
IEEE Recommended Practice for Utility Interface of Photovol-
taic (PV) Systems 
 
3 
 
IEEE 
1374 
 
IEEE Guide for Terrestrial Photovoltaic Power System Safety 
 
4 
 
IEEE 
1001 
 
IEEE Guide for Interfacing Dispersed Storage and Generation 
Facilities with Electric Utility Systems  
 
5 
 
IEEE 
519 
 
IEEE Recommended Practices and Requirements for Harmonic 
Control in Electrical Power Systems 
 
6 
 
IEEE 
1453 
 
IEEE Recommended Practice for Measurement and Limits of 
Voltage Fluctuations and Associated Light Flicker on AC Power 
Systems 
 
7 
 
IEC 
62093 
 
Balance-of-System Components for Photovoltaic Systems – De-
sign Qualification Natural Environments 
 
8 
 
IEC 
61683 
 
Photovoltaic Systems – Power Conditioners – Procedure for 
Measuring Efficiency 
 
9 
 
IEC 
62109-
1 
 
Safety of power converters for use in photovoltaic power sys-
tems - Part 1: General requirements 
 
10 
 
IEC 
61215 
 
Crystalline Silicon Terrestrial Photovoltaic (PV) Modules – De-
sign Qualification and Type Approval 
 
11 
 
IEC 
61646 
 
Thin-Film Terrestrial Photovoltaic (PV) Modules – Design Qua-
lification and Type Approval 
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12 
 
IEC 
61727 
 
Characteristics of the Utility Interface 
 
13 
 
IEC 
62116 
 
Testing procedure of Islanding Prevention Methods for Utility-
Interactive Photovoltaic Inverters 
 
14 
 
IEC 
61277 
 
Terrestrial Photovoltaic (PV) Power Generating Systems - Gen-
eral and Guide 
 
15 
 
UL 
1741 
 
Static Inverters and Charge Controllers for Use in Photovoltaic 
Power Systems 
 
16 
  
Performance Test Protocol for Evaluating Inverters Used in 
Grid-Connected Photovoltaic Systems  
 
17 
  
Guideline for the use of the Performance Test Protocol for Eva-
luating Inverters Used in Grid‐Connected Photovoltaic Systems 
 
18 
  
Development and Testing of an Approach to Anti-Islanding in 
Utility-Interconnected Photovoltaic Systems 
 
19 
  
Standardized Anti-Islanding Test Plan 
 
20 
  
The Interconnection Issues of Photovoltaic Power Systems with 
the Utility Grid: An Overview for Utility Engineers 
 
21 
  
Photovoltaic Power Systems and the National Electrical Code: 
Suggested Practices 
 
22 
  
Photovoltaic Array Performance Model 
 
23 
  
Performance Model for Grid-Connected Photovoltaic Inverters 
 
24 
 
AS 
4777 
 
Grid Connection of Energy Systems Via Inverters 
 
25 
 
NEC 
 
NEC 2008 Safety Code. Article 690 
 
26 
 
EPRI 
 
Integration of Distributed Resources in Electric Utility Systems: 
Current Interconnection Practice and a Unified Approach 
 
27 
 
EPRI 
 
Experiences and Lessons Learned With Residential Photovoltaic 
Systems 
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28 
 
IEC 
60364-
7-712 
 
Electrical Installations of Buildings: Requirements for Special 
Installations or Locations –Solar Photovoltaic power supply sys-
tems 
 
29 
 
IEC 
TS 
62257 
 
Recommendations for Small Renewable Energy and Hybrid Sys-
tems for Rural Electrification – Part 7-1: Generators – Photovol-
taic Arrays, Part5: Protection against Electrical Hazards 
 
30 
 
IEC 
60068 
 
Environmental testing , Part 1: General Guidance and Part 2: 
Tests 
 
31 
 
IEC 
60529 
 
Degrees of Protection Provided by Enclosures (IP Code) 
 
32 
 
IEC 
60904-
3:1989 
 
Photovoltaic Devices – Part 3: Measurement Principles for Ter-
restrial Photovoltaic (PV) Solar Devices with Reference Spectral 
Irradiance Data 
 
33 
 
IEC 
61345 
 
UV Test for Photovoltaic (PV) Modules 
 
34 
 
IEC 
62262 
 
Degrees of Protection Provided by Enclosures For Electrical 
Equipment against External Mechanical Impacts (IK Code) 
 
35 
 
IEC 
60904 
 
Photovoltaic Devices 
 
36 
 
IEC 
61140 
 
Protection against Electric Shock – Common Aspects for Instal-
lation and Equipment 
 
37 
 
IEC 
61173 
 
Overvoltage Protection for Photovoltaic (PV) Power Generating 
Systems - Guide 
 
38 
 
IEC 
62305 
 
Protection Against Lightning 
 
39 
 
IEC 
60060 
 
High-Voltage Test Techniques  
 
40 
 
IEC 
60216 
 
Electrical Insulating Materials – Thermal Endurance Properties 
 
41 
 
IEC 
60664 
 
Insulation Coordination For Equipment Within Low-Voltage 
Systems 
 
42 
 
IEC 
60695 
 
Fire Hazard Testing  
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43 
 
IEC 
60755 
 
General Requirements For Residual Current Operated Protective 
Devices 
 
44 
 
IEC 
61180 
 
High-Voltage Test Techniques For Low Voltage Equipment  
 
45 
 
UL 
1449 
 
Transient Voltage Surge Suppressors  
 
46 
 
UL 
991 
 
Tests for Safety-Related Controls Employing Solid-State Devic-
es  
 
47 
 
UL 
1053 
 
Ground-Fault Sensing and Relaying Equipment  
 
48 
 
UL 
810 
 
Capacitors  
 
49 
 
CEC 
 
Emerging Renewables Program (ERP) Guidebook, 4th Edition 
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APPENDIX B 
DESIGN OF SINGLE PHASE PV INVERTER 
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Table B-1 Design Equation and Values for Different Components of the Inverter 
Component Formula used Optimally rated 
CPV 
 
 
CPV=  
ΔIL
8*FsBoost*Vripple CPV
   
 
 
 
2.2978e-007 F 
 
8.5% max voltage ripple 
ESR=1.0390 Ω 
 
 
LBoost 
 
 
LBoost=  
VDC
n
D 1-D Ts Boost
ΔIL
   
 
0.0065 H 
 
Del I_L is 5% of 
Maximum Iin 
HF 
Transformer 
ratio 
 
n=  
Vdc 1-Dmin 
Vin max
   
 
0.7277 
DC link 
Capacitor 
CDC 
 
CDC=  
VPeakIPeak
4VDCωgridVripple
   
 
6.9805e-004 F 
 
10% of Vdc link voltage 
Filter design 
Lfilter 
 
I1=  
Power Rating
VAC RMS
  
Ma=.62; 
Designing for the worst case Ma. 
 
ΔIRMS=THD* I1 
 
e=1.178(Ma
2-2.666Ma+1.571) 
 
Linverter=
0.163Ts invVDCMa e
ΔIRMS
 
 
The design is done using the procedure 
given in [22] 
 
0.0037 H 
LCL – Li 
ZB=
VAC RMS
2
Power Rating
 
 
CB=
1
ωgridZB
 
 
2.3750e-004 H 
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Mmin= 
 2 VAC RMS
VDC
 
 
Li=
VDCTs inv
8 Mmin ∆Iinv 
 
 
The design is done using the procedure 
given in [24] 
LCL-Lg  
r=
1
Iatten
+1
LiCfωinv sw
2-1
 
 
Lg=r*Li 
 
LT max=
0.1 ZB
ωgrid
 
 
LT=Li+Lg 
 
 
 
3.0951e-004 H 
LCL-Cf  
Q
cf
=% allowed reactive power in Cf 
Cf max=
Q
cf
VAC RMS
2 ωgrid
 
Cf=0.5Cf max 
 
 
1.7500e-006 F 
LCL – Rf  
ZLC square=
1
LgCf
 
 
ωresonance square=ZLC square
(Li+Lg)
Li
 
ωresonance= ωresonance square 
 
Rf=
1
3 ωresonanceCf
 
 
 
2.9210 Ω 
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Table B-2 Switch Ratings and Formula for Choosing the Switch Rating 
Switch Current Rating Voltage Rating 
Type Location Formula used Value Formula 
used 
Value 
IGBT with 
reverse 
blocking 
diode 
DC-DC 
converter 
primary 
 
Iin max+
ΔIL
2
 
 
20.5A 
 
Vo
n
 
 
522.22V 
Diode DC-DC 
converter 
secondary 
 
Iin max+
ΔIL
2
n
 
 
28.1725A 
 
Vo 
 
320V 
IGBT with 
reverse 
blocking 
diode 
1-phase 
inverter 
 
I1pk+
ΔIpk-pk
2
 
 
22.55A 
 
VDC+
Vripple
2
 
 
400V 
The PV array is designed using the procedure given in [25]. The IV characteristic curve 
of the PV array for the configuration given in Figure B-3 is shown in Figure B-1.  
 
Figure B-1 PV Array, IV Characteristics for the Configuration Show above Using the 
Specification of the PV module given in Table 5-2  
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)
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 Figure B-2 PV Array Configuration Used in Simulation 
DC-DC Controller Control Design - Voltage Control  
 
Figure B-3 Simplified Boost Converter 
A simplified schematic of the boost based DC-DC controller is shown in Figure 
B-3. Let the voltage at the point of intersection of the two switches be Vx. 
                                                     Vx=(1-d)  
Vlink
n
                                                (B.1) 
 
1 
2 
3 
4  
 
 
  
 
+ 
- 
1 2 3 9 
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The current through the input inductor is given by,  
                  IL=
VPV-Vx
sL
                                                              (B.2) 
The equivalent impedance of RPV and the CPV with the RESR is given by, 
                                                     
RPV 1+S CPV RESR 
1+sCPV(RPV+RESR)
                                                         (B.3)      
                                      IL= 
-VPV 1+sCPV RPV+RESR  
RPV(1+sCPVRESR)
                                              (B.4) 
Substituting (B.2) and (B.1) in (B.2) and solving for VPV, 
           VPV= 1-d  
Vlink
n
    
RPV(1+sCPVRESR)
s2 LCPV RPV+RESR  +s  CPVRPVRESR+L +RPV
                (B.5) 
                   
∆vPV
∆d
=  
-V
link
n
    
(1+sCPVRESR)
s2 LCPV 1+RESR  +s  CPVRESR+
L
RPV
 +1
                        (B.6) 
The controller is designed using the K factor approach using this system transfer 
function for a bandwidth of 2000Hz (one tenth of switching frequency which is 20 kHz). 
For the K factor method of controller design first the required phase boost is calculated 
based on the desired phase margin. Based on phase boost, one of the three types (Type I 
for Phase boost=0 degrees, Type II for Phase boost < 90 degrees and Type III for Phase 
boost > 90 degrees) of controller is chosen. Finally the controller gain is calculated from 
the bode plot of the loop gain. Bode plot of the loop gain after the complete design of the 
controller is shown in Figure B-4. 
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Figure B-4 Bode Plot of Loop Gain of Voltage Control for Isolated DC-DC Controller 
Inverter Voltage Loop Control Design 
This control loop controls the DC link voltage by controlling the inverter current 
reference. It acts as outer control loop of the cascaded current control loop. The controller 
is designed by controlling the square of the DC link voltage to enable simpler structure 
and design. The system transfer function for this controller is given by the following ex-
pression, 
               
VDClink
2
(s)
ILi s 
= 
-Vg
s CDClink
                                                 (B.7) 
The controller is designed using the K factor approach using this system transfer 
function for a bandwidth of 12Hz, much slower than the inner current control loop. The 
choice of bandwidth is kept as low as possible in order to prevent the distortion of the 
wave shape of the current reference. Due to the low value of the bandwidth the controller 
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does not responds to the 120 Hz ripple and affects only the DC value of the voltage. The 
bode plot of the loop gain is shown in Figure B-5. 
 
Figure B-5 Bode Plot of Inner Voltage Loop Control Loop Gain 
Inverter Inner Current Loop Current Design – L Filter 
The system transfer function is given by,  
         GPi=
VDC
s Linverter
                                                     (B.8) 
The controller is designed using the K factor approach using this system transfer function 
for a bandwidth of 2000 Hz. The bode plot of the loop gain is shown in Figure B-6. 
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Figure B-6 Bode Plot of Inner Current Loop Control Loop Gain, PI Control 
Inverter Inner Current Loop Current Design – LCL Filter 
The system transfer function for the inverter with LCL filter is derived using 
MATLAB. The block diagram of the LCL filter with its transfer function is given below.  
 
Figure B-7 Block Diagram of the LCL Filter Used For Derivation of the System Transfer 
Function 
Where,GLi=
1
RLi+sLi
, GLg=
1
RLg+sLg
 and Gcf=
sRfCf+1
sCf
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MATLAB code used to derive the transfer function is given below.  
GLi = tf(1,[Li RLi],'inputn','VLi','outputn','Ii'); 
GLg = tf(1,[Lg RLg],'inputn','VLg','outputn','Ig'); 
GCf = tf([Rf*Cf 1],[Cf 0],'inputn','Icf','outputn','Vcf'); 
GSum1= sumblk('VLi','Vi','Vcf','+-'); 
GSum2= sumblk('VLg','Vg','Vcf','-+'); 
GSum3= sumblk('Icf','Ii','Ig','+-'); 
GSys = connect(GLi,GLg,GCf,GSum1,GSum2,GSum3,{'Vi','Vg'},'Ii'); 
Gf = GSys('Vi'); 
The derived system transfer function for inverter with LCL filter is given in (B.9). 
 Gf=
4211 s2+3.974*107s+7.77481012
s3+2.174 s2+4.2528109s-0.001018
                                  (B.9) 
The PR controller is given by the following function, 
            GPR s =Kp+KI
s
s2+ωo2
                                       (B.10) 
Where,  
KP – proportional constant 
KI – resonant constant.  
The KP is the system gain at the cross over frequency and the gain of the resonant 
term is equal to one for frequencies that are greater than the resonant frequency. The KI is 
determined by choosing a very gain at the resonant frequency. The controller is designed 
by using the K factor approach, with a resonant frequency of 59.3 Hz and cross over fre-
quency of 2000 Hz.  
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Figure B-8 Bode Plot of Inner Current Loop Control Loop Gain, PR Control without 
Harmonic Elimination 
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APPENDIX C 
SIMULATION MODELS 
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Figure C-1 Simulation Model of the PV Inverter in MATLAB Simulink  
  
 
Figure C-2 PLECS Model of the PV Inverter with L Filter 
 
Figure C-3 PLECS Model of the PV Inverter with LCL Filter 
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Figure C-4 PLECS Model of Isolated Boost Based DC-DC Converter 
 
Figure C-5 PLECS Model of Single Phase Inverter 
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Figure C-6 Controller of the Single Phase Inverter and the DC-DC Converter 
 
 
Figure C-7 Switching Pulse Generator of DC-DC Converter Stage 
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Figure C-8 Switching Pulse Generator of DC-AC Inverter Stage 
 
Figure C-9 Outer Voltage Control Loop of DC-AC Inverter Stage  
 
Figure C-10 Inner Current Controller of the DC-AC Inverter Stage 
 
Figure C-11 Phase Locked Loop (PLL) Used in the Current Controller 
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Figure C-12 PLECS Model of Shunt Coupling of Voltage Surge to the PV Inverter 
 
Figure C-13 Back Filter 
 
Figure C-14 Surge Generator 
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Figure C-15 PLECS Model of Series Coupling of Voltage Surge to the PV Inverter 
 
 
